View ISL28210FBZ_6306570.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 isl28110, isl28210 caution: these devices are sensitive to electrostatic discharge; follow proper ic handling procedures. 1-888-intersil or 1-888-468-3774 | intersil (and design) is a registered trademark of intersil americas inc. copyright intersil americas inc. 2010. all rights reserved all other trademarks mentioned are the property of their respective owners. precision low noise jfet operational amplifiers isl28110, isl28210 the isl28110, isl28210, are single and dual jfet amplifiers featuring low noise, high slew rate, low input bias current and offset voltage, making them the ideal choice for high impedance applications where precision and low noise are important. the combination of precision, low noise, and high speed combined with a small footprint provides the user with outstanding value and flexibility relative to similar competitive parts. applications for these amplifie rs include precision medical and analytical instrumentation, sensor conditioning, precision power supply controls, industrial controls and photodiode amplifiers. the isl28110 single amplifier is available in the 8 ld soic, tdfn, and msop packages. the isl28210 dual amplifier is available in the 8 ld soic and tdfn packages. all devices are offered in standard pin configurations and operate over the extended temperature range from -40 c to +125 c. features ? wide supply range. . . . . . . . . . . . . . . . . 9v to 40v ? low voltage noise . . . . . . . . . . . . . . . . . . 6nv/ hz ? input bias current . . . . . . . . . . . . . . . . . . . . . 2pa ? high slew rate. . . . . . . . . . . . . . . . . . . . . . 23v/s ? high bandwidth . . . . . . . . . . . . . . . . . . . .12.5mhz ? low input offset . . . . . . . . . . . . . . . . .300v, ma x ? offset drift . . . . . . . . . . . . . . . . grade c 10v/ c ? low current consumption . . . . . . . . . . . . . 2.55ma ? operating temperature range . . . -40 c to +125 c ? small package offerings in single, and dual ? pb-free (rohs compliant) applications* (see page 16) ? precision instruments ? photodiode amplifiers ? high impedance buffers ? medical instrumentation ? active filter blocks ? industrial controls typical application input bias current vs common mode input voltage - + output v + r sh v - basic application circuit - photodiode amplifier photo c t r f diode c f v cm (v) -10 -8 -6 -4 -2 0 2 4 6 8 10 -15 -10 -5 0 5 10 15 v s = 15v normalized input bias current (pa) september 13, 2010 fn6639.0
isl28110, isl28210 2 fn6639.0 september 13, 2010 pin configurations isl28110 (8 ld tdfn) top view isl28110 (8 ld, soic, msop) top view isl28210 (8 ld tdfn) top view isl28210 (8 ld soic) top view 2 3 4 1 7 6 5 8 nc -in a +in a v - nc v + v out a nc + - pad nc -in a +in a v - 1 2 3 4 8 7 6 5 nc v + v out a nc + - 2 3 4 1 7 6 5 8 v out a -in a +in a v - v + v out b -in b +in b + - +- pad v out a -in a +in a v - 1 2 3 4 8 7 6 5 v + v out b -in b +in b + - + - pin descriptions isl28110 (8 ld tdfn) isl28110 (8 ld soic, 8 ld msop) isl28210 (8 ld tdfn) isl28210 (8 ld soic) pin name equivalent circuit description 3 3 3 3 +in a circuit 1 amplifier a non-inverting input 2 2 2 2 -in a circuit 1 amplifier a inverting input 6611v out a circuit 2 amplifier a output 4444v - circuit 3 negative power supply 5 5 +in b circuit 1 amplifier b non-inverting input 6 6 -in b circuit 1 amplifier b inverting input 77v out b circuit 2 amplifier b output 7788v + circuit 3 positiv e power supply 1, 5, 8 1, 5, 8 no connect pad pad pad thermal pad is electrically isolated from active circuitry. pad can float, connect to ground or to a potential source that is free from signals or noise sources. circuit 2 circuit 1 v + v - circuit 3 in- v + v - in+ capacitively triggered esd clamp v + v - out isl28110, isl28210
isl28110, isl28210 3 fn6639.0 september 13, 2010 ordering information part number (notes 1, 2, 3) part marking tcv os (v/c) package (pb-free) pkg. dwg. # coming soon isl28110fbz 28110 fbz -c 10 (c grade) 8 ld soic m8.15e ISL28210FBZ 28210 fbz -c 10 (c grade) 8 ld soic m8.15e coming soon isl28110frtz -c 8110 10 (c grade) 8 ld tdfn l8.3x3a coming soon isl28210frtz -c 8210 10 (c grade) 8 ld tdfn l8.3x3a coming soon isl28110frtbz 8110 4 (b grade) 8 ld tdfn l8.3x3a coming soon isl28210frtbz 8210 4 (b grade) 8 ld tdfn l8.3x3a coming soon isl28110fbbz 28110 fbz -c 4 (b grade) 8 ld soic m8.15e coming soon isl28210fbbz 28210 fbz 4 (b grade) 8 ld soic m8.15e coming soon isl28110fubz 8110z 4 (b grade) 8 ld msop m8.118 coming soon isl28110fuz 8110z 10 (c grade) 8 ld msop m8.118 notes: 1. add ?-t7?, ?-t13? or ?-t7a? suffix for tape and reel. please refer to tb347 for details on reel specifications. 2. these intersil pb-free plastic packaged products employ special pb-free material sets, molding compounds/die attach materials, and 100% matte tin pl ate plus anneal (e3 termination finish, which is rohs compliant and compatible with both snpb and pb-free soldering operations). inte rsil pb-free products are msl classified at pb-free peak reflow temperatures that meet or exceed the pb-free requirements of ipc/jedec j std-020. 3. for moisture sensitivity level (msl), please see device in formation page for isl28110, isl28210 . for more information on msl please see techbrief tb363 . isl28110, isl28210
isl28110, isl28210 4 fn6639.0 september 13, 2010 absolute voltage ratings thermal information maximum supply voltage . . . . . . . . . . . . . . . . . . . . . . 42v maximum supply turn on voltage slew rate . . . . . . . . 1v/s maximum differential input voltage . . . . . . . . . . . . . . . 33v min/max input voltage . . . . . . . . . . . v - - 0.5v to v + + 0.5v max/min input current for inpu t voltage >v+ or isl28110, isl28210 5 fn6639.0 september 13, 2010 cmrr common mode rejection ratio v cm = -3.5v to +3.5v 90 db v cm = -2.5v to +2.5v 88 100 db a vol open-loop gain r l = 10k to ground v o = -3v to +3v 165 240 v/mv 155 v/mv dynamic performance gbwp gain-bandwidth product g = 100, r l = 100k , c l = 4pf 11 12.5 mhz sr slew rate, v out 20% to 80% g = -1, r l = 2k 23 v/s thd+n total harmonic distortion + noise g = 1, f = 1khz, 4v p-p , r l = 2k 0.0002 % g = 1, f = 1khz, 4v p-p , r l = 600 0.0003 % t s settling time to 0.1% 4v step; 10% to v out a v = 1, v out = 4v p-p , r l = 2k to v cm 0.4 s settling time to 0.01% 4v step; 10% to v out a v = 1, v out = 4v p-p , r l =2k to v cm 1 s noise performance e np-p peak-to-peak input voltage noise 0.1hz to 10hz 580 nv p-p e n input voltage noise spectral density f = 10hz 14 nv/ hz f = 100hz 7 nv/ hz f = 1khz 6 nv/ hz f = 10khz 6 nv/ hz i n input current noise spectral density f = 1khz 9 fa/ hz output characteristics v ol output voltage low, v out to v - r l = 10k 0.8 1.0 v 1.1 v r l = 2k 0.9 1.1 v 1.2 v v oh output voltage high, v + to v out r l to gnd = 10k 0.8 1.0 v 1.1 v r l to gnd = 2k 0.9 1.1 v 1.2 v i sc output short circuit current r l = 10 to v+. v- 50 ma power supply v supply supply voltage range guaranteed by psrr 4.5 20v v psrr power supply rejection ratio v s = 4.5v to 5v 102 115 db 100 db i s supply current/amplifier 2.5 2.9 ma 3.8 ma electrical specifications v s = 5v, v cm = 0, v o = 0v, t a = +25c, unless otherwise noted. boldface limits apply over the operating temperature range, -40c to +125c. (continued) parameter description conditions min (note 8) typ max (note 8) units isl28110, isl28210
isl28110, isl28210 6 fn6639.0 september 13, 2010 electrical specifications v s = 15v, v cm = 0, v o = 0v, t a = +25c, unless otherwise noted. boldface limits apply over the operating temperature range, -40c to +125c. parameter description conditions min (note 8) typ max (note 8) units input characteristics v os input offset voltage -300 300 v -40c < t a < +125c -1300 1300 v tcv os input offset voltage temperature coefficient (grade c) -40c < t a < +125c 110 v/c i b input bias current (note 9) 5 2 5 pa -40c < t a < +60c -350 350 pa -40c < t a < +85c -700 700 pa -40c < t a < +125c -3600 3600 pa i os input offset current (note 9) -2.5 0.5 2.5 pa -40c < t a < +60c -285 285 pa -40c < t a < +85c -445 445 pa -40c < t a < +125c -2000 2000 pa c in-diff differential input capacitance 8.3 pf c in-cm common mode input capacitance 11.8 pf r in-diff differential input resistance 530 g r in-cm common mode input resistance 560 g v cmir common mode input voltage ra nge guaranteed by cmrr test v - +1.5 v + -1.5 v cmrr common mode rejection ratio v cm = -13.5v to +13.5v 80 100 db a vol open-loop gain r l = 10k to ground v o = -12.5v to +12.5v 230 290 v/mv -40c < t a < +125c 200 v/mv dynamic performance gbwp gain-bandwidth product g =100, r l = 100k , c l = 4pf 11 12.5 mhz sr slew rate, v out 20% to 80% g = -1, r l = 2k 23 v/s thd+n total harmonic distorti on + noise g = 1, f = 1khz, 10v p-p , r l = 2k 0.00025 % g = 1, f = 1khz, 10v p-p , r l = 600 0.0003 % t s settling time to 0.1% 10v step; 10% to v out a v = 1, v out = 10v p-p , r l =2k to v cm 0.9 s settling time to 0.01% 10v step; 10% to v out a v = 1, v out = 10v p-p , r l =2k to v cm 1.2 s noise performance e np-p peak-to-peak input voltage noise 0.1hz to 10hz 600 nv p-p e n input voltage noise spectral density f = 10hz 18 nv/ hz f = 100hz 7.8 nv/ hz f = 1khz 6 nv/ hz f = 10khz 6 nv/ hz i n input current noise spectral density f = 1khz 9 fa/ hz isl28110, isl28210
isl28110, isl28210 7 fn6639.0 september 13, 2010 output characteristics v ol output voltage low, v out to v - r l = 10k 0.8 1.0 v 1.1 v r l = 2k 0.9 1.1 v 1.2 v v oh output voltage high, v + to v out r l to gnd = 10k 0.8 1.0 v 1.1 v r l to gnd = 2k 0.9 1.1 v 1.2 v i sc output short circuit current r l = 10 to v+. v- 50 ma power supply psrr power supply rejection ratio v s = 4.5v to 20v 102 115 db 100 db i s supply current/amplifier 2.55 3.1 ma 3.9 ma note: 8. parameters with min and/or max limits are 100% tested at +25 c, unless otherwise specified. temperature limits established by characterization and ar e not production tested. 9. limits established by characterization and are not production tested. electrical specifications v s = 15v, v cm = 0, v o = 0v, t a = +25c, unless otherwise noted. boldface limits apply over the operating temperature range, -40c to +125c. (continued) parameter description conditions min (note 8) typ max (note 8) units typical performance curves v s = 15v, v cm = 0v, rl = open, t = +25c, unless otherwise specified. figure 1. input offset voltage (v os ) distribution figure 2. t c v os distribution, -40c to +125c v os (v) number of amplifiers 0 50 100 150 200 250 -150 -100 -50 0 50 100 150 200 250 v s = 15v number of amplifiers tcv os (v/c) 0 5 10 15 20 25 - 1 0 - 8 - 6 - 4 - 2 0 2 4 6 8 1 0 v s = 15v t a = -40c to +125c isl28110, isl28210
isl28110, isl28210 8 fn6639.0 september 13, 2010 figure 3. input bias current (i b ) vs supply voltage figure 4. input bias current (i b ) vs temperature figure 5. isl28210 input offset current (i os ) vs temperature, v s = 5v figure 6. isl28210 input offset current (i os ) vs temperature, v s = 15v figure 7. normalized input bias current (i b ) vs input common mode voltage (v cm ), v s = 5v figure 8. normalized input bias current (i b ) vs input common mode voltage (v cm ), v s = 15v typical performance curves v s = 15v, v cm = 0v, rl = open, t = +25c, unless otherwise specified. (continued) 0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 56789101112131415 v supply (v) i n p u t b i a s c u r r e n t ( p a ) -40 -20 0 20 40 60 80 100 120 140 i n p u t b i a s ( p a ) temperature (c) -1100 -1000 -900 -800 -700 -600 -500 -400 -300 -200 -100 0 100 v s = 15v v s = 5v -40 -20 0 20 40 60 80 100 120 140 temperature (c) -20 -10 0 10 20 i o s ( p a ) v s = 5v i os cha i os chb -40 -20 0 20 40 60 80 100 120 140 temperature (c) i o s ( p a ) -50 0 50 100 150 200 250 300 v s = 15v i os cha i os chb -1.0 -0.5 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 -5 -4 -3 -2 -1 0 1 2 3 4 5 v cm (v) v s = 5v normalized input bias current (pa) v cm (v) -10 -8 -6 -4 -2 0 2 4 6 8 10 -15 -10 -5 0 5 10 15 v s = 15v normalized input bias current (pa) isl28110, isl28210
isl28110, isl28210 9 fn6639.0 september 13, 2010 figure 9. normalized input offset voltage (v os ) vs input common mode voltage (v cm ), v s = 5v figure 10. normalized input offset voltage (v os ) vs input common mode voltage (v cm ), v s = 15v figure 11. input noise voltage (e n ) and current (i n ) vs frequency , v s = 18v figure 12. input noise voltage (e n ) and current (i n ) vs frequency , v s = 5v figure 13. 0.1hz to 10hz v p-p noise voltage, v s =5v figure 14. 0.1hz to 10hz v p-p noise voltage, v s = 18v typical performance curves v s = 15v, v cm = 0v, rl = open, t = +25c, unless otherwise specified. (continued) -500 -400 -300 -200 -100 0 100 200 300 400 500 -5 -4 -3 -2 -1 0 1 2 3 4 5 n o r m a l i z e d v o s ( u v ) v cm (v) v s = 5v -500 -400 -300 -200 -100 0 100 200 300 400 500 n o r m a l i z e d v o s ( u v ) v cm (v) -15 -10 -5 0 5 10 15 v s = 15v 1 10 100 1000 1 10 100 1000 0.1 1 10 100 1k 10k 100k i n p u t n o i s e v o lta g e ( nv / h z ) frequency (hz) i n p u t n o i s e c u r r e n t ( f a / h z ) v s = 18v input noise voltage input noise current 1 10 100 1000 1 10 100 1000 0.1 1 10 100 1k 10k 100k i n p u t n o i s e v o lta g e ( nv / h z ) frequency (hz) i n p u t n o i s e c u r r e n t ( f a / h z ) v s = 5v input noise voltage input noise current i n p u t n o i s e v o lta g e ( nv p - p ) 012345678910 time (s) -1000 -800 -600 -400 -200 0 200 400 600 800 1000 v s = 5v a v = 10k i n p u t n o i s e v o lta g e ( nv p - p ) 012345678910 time (s) -1000 -800 -600 -400 -200 0 200 400 600 800 1000 v s = 18v a v = 10k
isl28110, isl28210 10 fn6639.0 september 13, 2010 figure 15. thd+n vs frequency vs temperature, a v = 1, 10, v out = 10v p-p , r l = 600 figure 16. thd+n vs frequency vs temperature, v out = 10v p-p , r l = 2k figure 17. thd+n vs output voltage (v out ) vs temperature, a v = 1 f = 1khz, r l = 600 figure 18. thd+n vs output voltage (v out ) vs temperature, a v = 1 f =1khz, r l = 2k figure 19. crosstalk vs frequency figure 20. small signal overshoot vs load capacitance (c l ) typical performance curves v s = 15v, v cm = 0v, rl = open, t = +25c, unless otherwise specified. (continued) 0.0001 0.001 0.01 0.1 10 100 1k 10k 100k t h d + n ( % ) frequency (hz) a v = 1 a v = 10 v s = 15v c l = 4pf v out = 10v p-p r l = 600 c-weighted 22hz to 500khz +125c -40c +25c -40c +25c +125c a v = 1 a v = 10 0.0001 0.001 0.01 0.1 10 100 1k 10k 100k t h d + n ( % ) frequency (hz) v s = 15v c l = 4pf v out = 10v p-p r l = 2k c-weighted 22hz to 500khz +125c -40c +25c -40c +25c +125c 0.0001 0.001 0.01 0.1 1 0 5 10 15 20 25 30 v out (v p-p ) t h d + n ( % ) a v = 1 v s = 15v c l = 4pf f = 1khz r l = 600 c-weighted 22hz to 22khz -40c +25c +125c 0.0001 0.001 0.01 0.1 1 0 5 10 15 20 25 30 v out (v p-p ) t h d + n ( % ) a v = 1 v s = 15v c l = 4pf f = 1khz r l = 2k c-weighted 22hz to 22khz -40c +25c +125c -140 -120 -100 -80 -60 -40 -20 0 1 10 100 1k 10k 100k 1m 10m 100m c r o s s t a l k ( d b ) frequency (hz) v s = 15v c l = 4pf v cm = 1v p-p r l - transmit = 2k r l _ receive = 10k r l - transmit = r l _ receive = o v e r s h o o t ( % ) load capacitance (nf) 0 10 20 30 40 50 60 0.001 0.01 0.1 1 10 100 v s = 15v v out = 100mv p-p a v = 10 a v = -1 a v = 1
isl28110, isl28210 11 fn6639.0 september 13, 2010 figure 21. open loop gain-phase vs frequency figure 22. closed loop gain vs frequency figure 23. power supply rejection ratio (psrr) vs frequency figure 24. common-mode rejection ratio (cmrr) vs frequency figure 25. output voltage (v out ) vs output current (i out ) vs temperature, v s = 5v figure 26. output voltage (v out ) vs output current (i out ) vs temperature, v s = 15v typical performance curves v s = 15v, v cm = 0v, rl = open, t = +25c, unless otherwise specified. (continued) -100 -80 -60 -40 -20 0 20 40 60 80 100 120 140 160 180 200 0.1 1 10 100 1k 10k 100k 1m 10m 100m 1g g a i n ( d b ) frequency (hz) v s = 15v r l =1m ? gain phase -10 0 10 20 30 40 50 60 70 1k 10k 100k 1m 10m 100m g a i n ( d b ) frequency (hz) a cl = 1 a cl = 10 a cl = 100 a cl = 1000 v s = 5v & 15v c l = 4pf v out = 100mv p-p r l = open r f = 100k ? , r g = 100 ? r f = 100k ? , r g = 1k ? r f = 100k ? , r g = 10k ? r f = 0, r g = 10 100 1k 10k 100k 1m 10m p s r r ( db ) frequency (hz) 0 10 20 30 40 50 60 70 80 90 100 110 120 v s = 15v c l = 4pf v cm = 1v p-p r l = 10k a v = 1 psrr- psrr+ 0.1 1 10 100 1k 10k 100k 1m 10m 100m c m r r ( db ) frequency (hz) 0 10 20 30 40 50 60 70 80 90 100 110 120 130 v s = 15v simulation v o h 0 10203040506070 v o l i-force (ma) 1 2 3 4 5 -5 -4 -3 -2 -1 v s = 5v a v = 2 v in = 2.5v p-p r f = r g = 100k 0c -40c +25c +85c +125c 10 11 12 13 14 15 v o h -15 -14 -13 -12 -11 -10 0 10203040506070 v o l i-force (ma) v s = 15v a v = 2 v in = 7.5v p-p r f = r g = 100k -40c 125c 85c 25c 0c
isl28110, isl28210 12 fn6639.0 september 13, 2010 figure 27. positive output overload recovery time figure 28. negative output overload recovery time figure 29. slew rate vs inverting closed loop gain, v s = 5v figure 30. slew rate vs inverting closed loop gain, v s = 15v figure 31. slew rate vs non-inverting closed loop gain, v s = 5v figure 32. slew rate vs non-inverting closed loop gain, v s = 15v typical performance curves v s = 15v, v cm = 0v, rl = open, t = +25c, unless otherwise specified. (continued) 02468101214161820 o u tp u t ( v ) i n p u t ( m v ) time (s) 0 4 8 12 16 20 0 40 80 120 160 200 v s = 15v a v = 100 v in = 100mv p-p overdrive = 1v r l = 10k a v = 1 input output o u tp u t ( v ) 0 2 4 6 8 10 12 14 16 18 20 i n p u t ( m v ) time (s) -20 -16 -12 -8 -4 0 -200 -160 -120 -80 -40 0 v s = 15v a v = 100 v in = 100mv p-p overdrive = 1v r l = 10k input output 0 5 10 15 20 25 30 -10 -9 -8 -7 -6 -5 -4 -3 -2 -1 s le w r a te ( v / s ) gain v s = 5v v out-pp = 4v r l = 2k c l = 4pf +sr -sr 0 5 10 15 20 25 30 -10 -9 -8 -7 -6 -5 -4 -3 -2 -1 s le w r a te ( v / s ) gain v s = 15v v out-pp = 10v r l = 2k c l = 4pf -sr +sr 0 5 10 15 20 25 30 10 9 8 7 6 5 4 3 2 1 s le w r a te ( v / s ) gain v s = 5v v out-pp = 4v r l = 2k c l = 4pf -sr +sr 0 5 10 15 20 25 30 10 9 8 7 6 5 4 3 2 1 s le w r a te ( v / s ) gain v s = 15v v out-pp = 10v r l = 2k c l = 4pf +sr -sr
isl28110, isl28210 13 fn6639.0 september 13, 2010 figure 33. small signal transient response figure 34. large signal unity gain transient response figure 35. large signal 10v step response a v =-1 figure 36. large signal 10v step response a v =+10 figure 37. settling time (t s ) vs closed loop gain figure 38. z out vs frequency typical performance curves v s = 15v, v cm = 0v, rl = open, t = +25c, unless otherwise specified. (continued) -0.15 -0.10 -0.05 0 0.05 0.10 0.15 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 v o u t ( v ) time (s) v s = 15v a v = 1 r l = 2k c l = 4pf -6 -4 -2 0 2 4 6 012345678910 v s = 15v a v = 1 r l = 2k c l = 4pf v o u t ( v ) time (s) -6 -4 -2 0 2 4 6 012345678910 v o u t ( v ) time (s) v s = 15v a v = -1 r l = 2k c l = 4pf v s = 15v a v = +10 r l = 2k c l = 4pf -6 -4 -2 0 2 4 6 012345678910 v o u t ( v ) time (s) 1 10 100 0.1 110100 closed loop gain (v/v) settling time (s) v s = 15v 0.01% 0.1% v out = 10v p-p r l = 2k ? 0.01 0.1 1 10 100 1000 10 100 1k 10k 100k 1m 10m 100m z o u t ( ? ) frequency (hz) v s = 15v g = 1 g = 10 g = 100
isl28110, isl28210 14 fn6639.0 september 13, 2010 applications information functional description the isl28110 and isl28210 are single and dual 12.5 mhz precision jfet input op amps. these devices are fabricated in the pr40 advanced soi bipolar-jfet process to ensure latch-free operation. the precision jfet input stage provides low input offset voltage (300v max @ +25 c), low input voltage noise (6nv/ hz), and input current noise that is very low with virtually no 1/f component. a high current complementary npn/pnp emitter-follower output stage provides high slew rate and maintains excellent thd+n performance into heavy loads (0.0003% @ 10v p-p @ 1khz into 600 ). operating voltage range the devices are designed to operate over the 9v (4.5v) to 40v (20v) range and are fully characterized at 10v (5v) and 30v (15v). the jfet input stage maintains high impedance over a maximum input differential voltage range of 33v. internal esd protection diodes clamp the non-inverting and inverting inputs to one diode drop above and below the v+ and v- the power supply rails (?pin descriptions? on page 2, circuit 1). input esd diode protection the jfet gate is a reverse-biased diode with >33v reverse breakdown voltage which enables the device to function reliably in large signal pulse applications without the need for anti-parallel clamp diodes required on mosfet and most bipolar input stage op amps. no special input signal restrictions are needed for power supply operation up to 15v, and input signal distortion caused by nonlinear clamps under high slew rate conditions are avoided. for power supply operation greater than 16v (>32v), the internal esd clamp diodes alone cannot clamp the maximum input differential signal to the po wer supply rails without the risk of exceeding the 33v br eakdown of the jfet gate. under these conditions, differential input voltage limiting is necessary to prevent damage to the jfet input stage. in applications where one or both amplifier input terminals are at risk of exposure to voltages beyond the supply rails, current limiting resistors may be needed at each input terminal (see figure 39 r in +, r in -) to limit current through the power supply esd diodes to 20ma. jfet input stag e performance the isl28110, isl28210 jfet input stage has the linear gain characteristics of the mosfet but can operate at high frequency with much lower noise. the reversed- biased gate pn gate junction has significantly lower gate capacitance enabling input slew rates that rival op amps using bipolar input stages . the added advantage for high impedance, precision am plifiers is the lack of a significant 1/f component of current noise (figures 11, 12) as there is virtually no gate current. the input stage jfets are bo otstrapped to maintain a constant jfet drain to source voltage which keeps the jfet gate currents and input stage frequency response nearly constant over the common mode input range of the device. these enhancements provide excellent cmrr, ac performance and ve ry low input distortion over a wide temperature range. the common mode input performance for offset voltage and bias current is shown in figure 40. note that the input bias current remains low even after the maximum input stage common mode voltage is exceeded (as indicated by the abrupt change in in put offset voltage). output drive capability the complementary bipolar emitter follower output stage features low output impedance (figure 40) and is capable of substantial curr ent drive over the full temperature range (figures 25, 26) while driving the output voltage close to the supply rails. the output current is internally limited to approximately 50ma at +25c. the amplifiers can withstand a short circuit to either rail as long as the power dissipation limits are not exceeded. this applies to only 1 amplifier at a time for the dual op amp. continuous operation under these conditions may degrade long term reliability. output phase reversal output phase reversal is a change of polarity in the amplifier transfer function when the input voltage exceeds the supply voltage. the isl28110 and isl28210 are immune to output phase reversal, out to 0.5v beyond the rail (v abs max) limit. beyond these limits, the device is still immune to reversal to 1v beyond the figure 39. input esd diode current limiting - + r in - r l v in - v+ v- r in v in + f igure 40. input offset voltage and bias current vs common mode input voltage v cm (v) n o r m a l i z e d i n p u t b i a s c u r r e n t ( p a ) -10 -8 -6 -4 -2 0 2 4 6 8 10 -15 -10 -5 0 5 10 15 -500 -400 -300 -200 -100 0 100 200 300 400 500 n o r m a l i z e d v o s ( u v ) v s = 15v t = +25 c input offset voltage (v os ) input bias (i b )
isl28110, isl28210 15 fn6639.0 september 13, 2010 rails but damage to the inte rnal esd protection diodes can result unless these input currents are limited. maximizing dynamic signal range the amplifiers maximum undistorted output swing is a figure of merit for precision, low distortion applications. audio amplifiers are a good example of amplifiers that require low noise and low signal distortion over a wide output dynamic range. when these applications operate from batteries, raising the amplifier supply voltage to overcome poor output voltage swing has the penalty of increased power consumption and shorter battery life. amplifiers whose input and output stages can swing closest to the power supply rails while providing low noise and undistorted performance, will provide maximum useful dynamic signal range and longer battery life. rail-to-rail input and output (rrio) amplifiers have the highest dynamic signal range but their added complexity degrades input noise and amplifier distortion. many contain two input pairs, one pa ir operating to each supply rail. the trade-offs for these are increased input noise and distortion caused by non-linear input bias current and capacitance when amplifying high impedance sources. their rail-to-rail output stages swing to within a few millivolts of the rail, but output impedances are high so that their output swing decreases and distortion increases rapidly with increasing load current. at heavy load currents the maximum ou tput voltage swing of rro op amps can be lower than a good emitter follower output stage. the isl28110 and isl28210 low noise input stage and high performance output stage are optimized for low thd+n into moderate loads over the full -40c to +125c temperature range. figures 17 and 18 show the 1khz thd+n unity gain performance vs output voltage swing at load resistances of 2k ? and 600 ? . figure 41 shows the unity-gain thd+n performance driving 600 from 5v supplies. power dissipation it is possible to exceed the +150c maximum junction temperatures under certain load and power supply conditions. it is therefore important to calculate the maximum junction temperature (t jmax ) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. these parameters are related using equation 1: where: ?p dmaxtotal is the sum of the maximum power dissipation of each amplifier in the package (pd max ) ?pd max for each amplifier can be calculated using equation 2: where: ?t max = maximum ambient temperature ? ja = thermal resistance of the package ?pd max = maximum power dissipation of 1 amplifier ?v s = total supply voltage ?i qmax = maximum quiescent supply current of 1 amplifier ?v outmax = maximum output voltage swing of the application ?r l = load resistance figure 41. unity-gain thd+n vs output voltage vs temperature at v s = 5v for 600 load 0.0001 0.001 0.01 0.1 1 012345678910 v p-p (v) thd+n (%) v s = 5v r l = 600 a v = 1 +25c 0c -40 c +125c +85c t jmax t max ja xpd maxtotal + = (eq. 1) pd max v s i qmax v s ( - v outmax ) v outmax r l ---------------------------- + = (eq. 2)
isl28110, isl28210 16 intersil products are manufactured, assembled and tested utilizing iso9000 qu ality systems as noted in the quality certifications found at www.intersil.com/design/quality intersil products are sold by description only. intersil corporation reserves the right to make changes in circuit design, soft ware and/or specifications at any time without notice. accordingly, th e reader is cautioned to verify that data sheets are current before placing orders. information furnished by intersil is believed to be accura te and reliable. however, no re sponsibility is assumed by inte rsil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which ma y result from its use. no licen se is granted by implication o r otherwise under any patent or patent rights of intersil or its subsidiaries. for information regarding intersil corporation and its products, see www.intersil.com fn6639.0 september 13, 2010 for additional products, see www.intersil.com/product_tree products intersil corporation is a leader in the design and manuf acture of high-performance analog semiconductors. the company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. intersil's product families address power management and analog signal processing functions. go to www.intersil.com/products for a complete list of intersil product families. *for a complete listing of applications, related documentat ion and related parts, please see the respective device information page on intersil.com: isl28110 , isl28210 to report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff fits are available from our website at http://rel.intersil.com/reports/search.php revision history the revision history provided is for informat ional purposes only and is believed to be accurate, but not warranted. please go t o web to make sure you have the latest rev. date revision change 9/13/10 fn6639.0 initial release.
isl28110, isl28210 17 fn6639.0 september 13, 2010 package outline drawing l8.3x3a 8 lead thin dual flat no-lead plastic package rev 4, 2/10 located within the zone indicated. the pin #1 identifier may be unless otherwise specified, tolerance : decimal 0.05 tiebar shown (if present) is a non-functional feature. the configuration of the pin #1 id entifier is optional, but must be between 0.15mm and 0.20mm from the terminal tip. dimension applies to the metallized terminal and is measured dimensions in ( ) for reference only. dimensioning and tolerancing c onform to asme y14.5m-1994. 6. either a mold or mark feature. 3. 5. 4. 2. dimensions are in millimeters. 1. notes: bottom view detail "x" side view typical recommended land pattern top view c 0 . 2 ref 0 . 05 max. 0 . 02 nom. 5 3.00 a b 3.00 (4x) 0.15 6 pin 1 index area pin #1 6x 0.65 1.50 0.10 8 1 8x 0.30 0.10 6 0.75 0.05 see detail "x" 0.08 0.10 c c c ( 2.90 ) (1.50) ( 8 x 0.30) ( 8x 0.50) ( 2.30) ( 1.95) 2.30 0.10 0.10 8x 0.30 0.05 a mc b 4 2x 1.950 (6x 0.65) index area pin 1 compliant to jedec mo-229 weec-2 except for the foot length. 7.
isl28110, isl28210 18 fn6639.0 september 13, 2010 package outline drawing m8.118 8 lead mini small outline plastic package rev 3, 3/10 detail "x" side view 2 typical recommended land pattern top view pin# 1 id 0.25 - 0.036 detail "x" 0.10 0.05 (4.40) (3.00) (5.80) h c 1.10 max 0.09 - 0.20 33 gauge plane 0.25 0.95 ref 0.55 0.15 b 0.08 c a-b d 3.00.05 12 8 0.85010 seating plane a 0.65 bsc 3.00.05 4.90.15 (0.40) (1.40) (0.65) d 5 5 side view 1 dimensioning and tolerancing conform to jedec mo-187-aa plastic interlead protrusions of 0.15mm max per side are not dimensions in ( ) are for reference only. dimensions are measured at datum plane "h". plastic or metal protrusions of 0.15mm max per side are not dimensions are in millimeters. 3. 4. 5. 6. notes: 1. 2. and amsey14.5m-1994. included. included. 0.10 c m
isl28110, isl28210 19 fn6639.0 september 13, 2010 package outline drawing m8.15e 8 lead narrow body small outline plastic package rev 0, 08/09 unless otherwise specified, tolerance : decimal 0.05 the pin #1 identifier may be either a mold or mark feature. interlead flash or protrusions shall not exceed 0.25mm per side. dimension does not include interlead flash or protrusions. dimensions in ( ) for reference only. dimensioning and tolerancing conform to amse y14.5m-1994. 3. 5. 4. 2. dimensions are in millimeters. 1. notes: detail "a" side view ?a typical recommended land pattern top view a b 4 4 0.25 a mc b c 0.10 c 5 id mark pin no.1 (0.35) x 45 seating plane gauge plane 0.25 (5.40) (1.50) 4.90 0.10 3.90 0.10 1.27 0.43 0.076 0.63 0.23 4 4 detail "a" 0.22 0.03 0.175 0.075 1.45 0.1 1.75 max (1.27) (0.60) 6.0 0.20 reference to jedec ms-012. 6. side view ?b?

▲Up To Search▲

Price & Availability of ISL28210FBZ

	To Download ISL28210FBZ Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .